PDA

View Full Version : Compressed Multiple-Row Storage Format


News
03-16-12, 02:00 AM
Abstract:

A new format for storing sparse matrices is proposed for efficient sparse matrix-vector (SpMV) product calculation on modern throughput-oriented computer architectures. This format extends the standard compressed row storage (CRS) format and is easily convertible to and from it without any memory overhead. Computational performance of an SpMV kernel for the new format is determined for over 140 sparse matrices on two Fermi-class graphics processing units (GPUs) and the efficiency of the kernel, which peaks at 36 and 25 GFLOPS at single and double precision, respectively, is compared with that of five existing generic algorithms and industrial implementations. The efficiency of the new format is also measured as a function of the mean (mu) and of the standard deviation (sigma) of the number of matrix nonzero elements per row. The largest speedup is found for matrices with mu > 20 and mu > sigma > 1.5 and can be as high as 43%.

(Zbigniew Koza, Maciej Matyka, Sebastian Szkoda, Ň?ukasz MirosŇ?aw: ‚??Compressed Multiple-Row Storage Format‚??, Preprint, 2012. [arXiv (http://arxiv.org/abs/1203.2946)])



More... (http://gpgpu.org/2012/03/16/compressed-multiple-row-storage-format)