View Single Post
Old 05-12-05, 03:59 AM   #6
harl
Registered User
 
Join Date: Nov 2002
Posts: 248
Default Re: what the smp stands for?

Quote:
Originally Posted by ricercar
Hyperthreading != SMP last time I checked. Can we get any linkage that suggests a single hyperthreaded CPU can manifest SMP?
What do you think Hyperthreading is?

I have use SMP kernels since I have my P4 HT and allways see the two
cirtual CPU's. (and take advantage for that)

Also if you recomplie the kernel with SMP support you can activate the
option for HT schedule so the kernel can take beter use of the "second CPU"

http://www.intel.com/techtrends/tech...tm?iid=search&
http://www-106.ibm.com/developerwork...library/l-htl/
Quote:
The Intel Xeon processor introduces a new technology called Hyper-Threading (HT) that, to the operating system, makes a single processor behave like two logical processors.
Quote:
Listing 1. Output from cat /proc/cpuinfo showing Hyper-Threading support


processor : 0
vendor_id : GenuineIntel
cpu family : 15
model : 1
model name : Intel(R) Genuine CPU 1.60GHz
stepping : 1
cpu MHz : 1600.382
cache size : 256 KB
. . .
fpu : yes
fpu_exception: yes
cpuid level : 2
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr
pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht
tm
bogomips : 3191.60
processor : 1
vendor_id : GenuineIntel
cpu family : 15
model : 1
model name : Intel(R) Genuine CPU 1.60GHz
stepping : 1
cpu MHz : 1600.382
cache size : 256 KB
. . .
fpu : yes
fpu_exception: yes
cpuid level : 2
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr
pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht
tm
bogomips : 3198.15

Last edited by harl; 05-12-05 at 04:10 AM.
harl is offline   Reply With Quote